朝陽科技大學 097學年度第1學期教學大綱 Digital Systems 數位系統

| 當期課號 | 3775 | Course Number | 3775 |
|--------|---|-----------------------|--|
| 授課教師 | 楊伏夷 | Instructor | YANG,FUW YI |
| 中文課名 | 數位系統 | Course Name | Digital Systems |
| 開課單位 | 資訊工程系(四進)二A | Department | |
| 修習別 | 必修 | Required/Elective | Required |
| 學分數 | 3 | Credits | 3 |
| 課程目標 | 這個課程介紹數位系統設計與實務,內容包含邏輯電路的基本觀念、電子電路實作邏輯電路、邏輯函數的最佳化、以較大型組合電路來設計運向一步與非同步,說明布林門。在基本觀念上,說明布林門與一個一個一個一個一個一個一個一個一個一個一個一個一個一個一個一個一個一個一個 | Objectives | This course is an introduction to the design and implementation of digital systems. We will study various topics including basic aspects and electronic aspects of logic circuits, optimized implementation of logic functions, combinational circuits used as building blocks, storage elements, synchronous and asynchronous sequential circuits. In the basic aspects of logic circuits, we will study Boolean algebra, logic gates; in the electronic aspects and optimized implementation of logic functions, we study how to synthesize combinational circuits using logic gates and CAD tools. Using decoder, encoders, and multiplexers as building blocks in larger design is presented. Following the studies of combinational circuits, sequential circuits are introduced. We study the storage element (flip-flops), realization of shift registers and counters; explain the behavior of synchronous (asynchronous) sequential circuits (finite state machines) and develop practical design technique for both manual and automated design. |
| 教材 | Digital Design 4th Ed. By M. Morris Mano and Michael D. CILETTI | Teaching Materials | |
| 成績評量方式 | 期末考: 40% | Grading | Quiz: 30% Midterm Exam: 30% Final Exam: 40% |
| 教師網頁 | http://www.cyut.edu.tw/~yangfy/index.htm | | |
| 教學內容 | 數字系統, 布林函數, 坎諾圖, 組合邏輯電路設計, 基本邏輯元件介紹, 正反器, 暫存器, 計數器, 狀態圖與狀態分配, 序相邏輯電路設計, VHDL語言簡介 | Syllabus | Number Systems, Boolean Algebra, Karnaugh Maps, Combinational Circuit Design, Basic Logic Devices, Latch and Flip-Flops, Registers and Counters, State table and State Assignment, Clocked Sequential Circuit Design, Introduction to VHDL |

尊重智慧財產權,請勿非法影印。