朝陽科技大學 097學年度第1學期教學大綱
Digital Systems 數位系統

當期課號 2671 Course Number 2671
授課教師 賴秉樑 Instructor LAI,PING LIANG
中文課名 數位系統 Course Name Digital Systems
開課單位 資訊工程系(四日)一C Department  
修習別 必修 Required/Elective Required
學分數 3 Credits 3
課程目標 這個課程介紹數位系統設計與實務,內容包含邏輯電路的基本觀念、電子電路實作邏輯電路、邏輯函數的最佳化、以較大型組合電路來設計邏輯函數、儲存元件、同步與非同步序向電路。在基本觀念上,說明布林代數與邏輯閘;在電子電路實作與邏輯函數最佳化的課程中,我們使用CAD工具來設計與合成電路;接著介紹利用解碼器、編碼器、與多工器來設計邏輯函數;序向電路是另一個重點,包括:位移記錄器、計數器、有限狀態機、以及CAD工具。 Objectives This course is an introduction to the design and implementation of digital systems. We will study various topics including basic aspects and electronic aspects of logic circuits, optimized implementation of logic functions, combinational circuits used as building blocks, storage elements, synchronous and asynchronous sequential circuits. In the basic aspects of logic circuits, we will study Boolean algebra, logic gates; in the electronic aspects and optimized implementation of logic functions, we study how to synthesize combinational circuits using logic gates and CAD tools. Using decoder, encoders, and multiplexers as building blocks in larger design is presented. Following the studies of combinational circuits, sequential circuits are introduced. We study the storage element (flip-flops), realization of shift registers and counters; explain the behavior of synchronous (asynchronous) sequential circuits (finite state machines) and develop practical design technique for both manual and automated design.
教材 M. M. Mano and M. D. Ciletti, “Digital Design,” 4th Ed., Pearson Prentice Hall, 2007. Teaching Materials M. M. Mano and M. D. Ciletti, “Digital Design,” 4th Ed., Pearson Prentice Hall, 2007.
成績評量方式 平時成績: 15%
作業: 25%
期中考: 30%
期末考: 30%
Grading Quizzes: 15%
Homework: 25%
Mid-term: 30%
Final: 30%
教師網頁 http://soc.cs.nchu.edu.tw/pllai/index.html
教學內容 第一章: 數位系統與二進位數系
第二章: 布林代數與邏輯閘
第三章: 閘階數之簡化
第四章: 組合邏輯
第五章: 同步序向邏輯
第六章: 暫存器與計數器
第七章: 記憶體和可程式邏輯
第八章: 暫存器轉換階層設計
第九章: 非同步序向邏輯
第十章: 數位積體電路
Syllabus Chapter 1: Digital Systems and Binary Numbers
Chapter 2: Boolean Algebra and Logic Gates
Chapter 3: Gate-Level Minimization
Chapter 4: Combinational Logic
Chapter 5: Synchronous Sequential Logic
Chapter 6: Registers and Counters
Chapter 7: Memory and Programmable Logic
Chapter 8: Design at the Register Transfer Level
Chapter 9: Asynchronous Sequential Logic
Chapter 10: Digital Integrated Circuits
尊重智慧財產權,請勿非法影印。